![]() |
E6 - E4 Razlike ?
mozeli neko meni jednostavno reci u cemu je razlika izmedju dual core (i obicnih) AMD 64 procaova sa E6 i E4 revizijom jezge
evo link na AMD ove stranice za usporedbu ja osim sta pise E6 i E4 ne vidim neku razliku zna li ko meni objasniti u cemu je stos :confused: www.amdcompare.com/us-en/desktop/Default.aspx !"##$%$&/()=?= :fuming: grom i pakao zasto se ova (gore navedena) www adresa ne pokazuje dobro :fuming: ispred tocke treba stajati (naravno) WWW |
Re: E6 - E4 Razlike ?
Citiraj:
Venice ima 512kb L2 kesha a San Diego 1MB L2 kesha |
koliko ja vidim AMD 64X2 2800+(dual core) ima samo jednu varijantu sta se tice kesa tj samo sa 512KB x2 a ne sa 1024KB x2 :confused:
ali postoji verija E6 i E4 (obe imaju ist kolicinu kesa) e tu mene zanima u cemu je razlika |
Citiraj:
|
Razlika je u optimizacijam sse3 instruikcija, proizvodnom procesu tj. materijalima ( moraju odgovrata novim EU propisima za zastitu okolisa).
|
Citiraj:
po zdravoj logici E6 ili se varam i kako je prepoznat kada ti u ducanu daju kutiju sa procom :confused: |
Za OC je bolji e3.
E6 je samo jod venicea druga revizija, kod San Diega ga nema. E6 prepoznajes po zadnja dva slova BW . Po svemu sto sam cu nema neke osjeten razlike izmedju E3 i E6. E4 je samo oznaka E3 revizije s 1MB l2 cachea. znaci san diego |
Citiraj:
edit: isus ima bome oveca razlika...no opet je sve steping:) |
da više razriješimo razliku između veničea e3 i e6.......
razlika je u 3 (tri) detaljčića odnosno greške kod e3 revizije koje su ispravljene u e6...... sve tri "greške" odnose se na integrirani memorijski kontroler...... kod AMD-a su detalji opisani u 3 točke: 113. Enhanced Write-Combining Feature Causes System Hang Description The enhanced write-combining feature provides up to four write-combining buffers, but a potential stall condition can occur when write combining into all four buffers with this feature enabled. Potential Effect on System System hang. Suggested Workaround Disable the enhanced write-combining feature by setting BU_CFG.WbEnhWsbDis (bit 48 of MSR C001_1023h). This reduces the number of available write-combining buffers from four to one. 114. DDR Data Pin Drive Strength Also Affects Command/Address Pins Description Adjusting the drive strength of the DDR data pins by writing to the MemDQDrvStren field in the DRAM Configuration High register (Dev:2x94[14:13]) also affects the drive strength of the command/address pins. Potential Effect on System Adjusting the drive strength may cause unreliable operation of the DRAM interface. Suggested Workaround Do not adjust the DDR data pin drive strength settings in Dev:2x94[14:13]. BIOS should ensure that these configuration bits remain at the default value of 00b. 116. DDR Chip Selects Tristated One Clock Early in Power Down Mode Description When entering DDR Power Down mode with the Power Down Tristate feature enabled, the chip selects are tristated coincident with the deassertion of the CKE pins, which is a violation of the DDR specification. Potential Effect on System The DRAM enters an invalid state, resulting in unpredictable system operation. This applies only to Power Down mode when the PwrDwnTriEn bit is set. Suggested Workaround Do not enable the Power Down Tristate feature. BIOS should ensure that Dev:2x90[7] remains at the default value of 0b. Izvor:Revision Guide for AMD Athlon™ 64 and AMD Opteron™ Processors.......... |
Citiraj:
|
Sva vremena su GMT +2. Sada je 11:32. |
Powered by vBulletin®
Copyright ©2000 - 2025, Jelsoft Enterprises Ltd.
© 1999-2024 PC Ekspert - Sva prava pridržana ISSN 1334-2940
Ad Management by RedTyger